In this project I developed a deeper understanding of computer architecture. This 3-phase project had us develop a single cycle MIPS processor which was then broken into segments to be a multicycle pipelined processor with data forwarding. We developed each individual module with Verilog, and then the modules were verified using ModelSIM testbenches.